Welcome to visit《 Journal of Air Force Engineering University 》Official website!

Consultation hotline:029-84786242 RSS EMAIL-ALERT
A Novel Half Adder Circuit Using Hybrid Single Electron and MOS Transistors
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

TN389

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    Based on I - V characteristics of single-electron transistor and the idea of MOS digital circuit design, an inverter using the single-electron and MOS transistors is proposed and some other logic gate circuits are educed. Finally a novel half adder circuit is realized using these logic circuits. The half adder circuit, in comparison with the pure CMOS circuit, has the advantages that the number of transistor is decreased, the structure of the circuit is predigested, and the total static power consumption is reduced. The accuracy of the circuit is validated by SPICE.

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online: November 17,2015
  • Published:
Article QR Code